Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Verilog: KNOWNBUG test for property ... endproperty #932

Merged
merged 1 commit into from
Jan 16, 2025
Merged

Verilog: KNOWNBUG test for property ... endproperty #932

merged 1 commit into from
Jan 16, 2025

Conversation

kroening
Copy link
Member

@kroening kroening commented Jan 16, 2025 •
edited
Loading

The type checker uses the wrong fragement of the expression syntax for property ... endproperty.

Replicates #931.

@kroening kroening marked this pull request as ready for review January 16, 2025 15:35
@kroening
Verilog: KNOWNBUG test for property ... endproperty
b395a5e 
The type checker uses the wrong fragement of the expression syntax for
property ...  endproperty.

Replicates #931.
@tautschnig tautschnig merged commit bc7a3df into main Jan 16, 2025
9 checks passed
@tautschnig tautschnig deleted the property1 branch January 16, 2025 19:52
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@tautschnig tautschnig tautschnig approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
2 participants
@kroening @tautschnig